Emplois actuels liés à Senior DFT - Brussels - WhatJobs


  • Brussels, Belgique Sanofi Temps plein

    Head of the Regional Treasury Team - EuropeLocation: Brussels, BelgiumJob type: Permanent – full timeHybrid working in accordance with the conditions defined in the local telework agreementFew travels expectedAbout the jobThe Head of the Regional Treasury Team - Europe (RTT-E) will be responsible for setting up the RTT covering all operational treasury...


  • Brussels, Belgique Sanofi Temps plein

    Head of the Regional Treasury Team - EuropeLocation: Brussels, BelgiumJob type: Permanent – full timeHybrid working in accordance with the conditions defined in the local telework agreementFew travels expectedAbout the jobThe Head of the Regional Treasury Team - Europe (RTT-E) will be responsible for setting up the RTT covering all operational treasury...

Senior DFT

il y a 4 jours


Brussels, Belgique WhatJobs Temps plein

Overview Join to apply for the Senior DFT Engineer role at Axelera AI . Axelera AI is a global, high-tech startup building the next-generation AI platform. We are a fast-growing team with offices in Belgium, France, Switzerland, Italy, the UK, and the Netherlands, and a remote presence across Europe. Our Metis™ AI Platform aims to increase efficiency and performance, with a strong business pipeline and a commitment to innovation. Position Overview We are looking for a Senior DFT Engineer to join our multicore in-memory-compute SoC team. You will design, implement, and validate test solutions for our complex SoCs, collaborating with RTL, verification, and physical design teams across Europe. This is an opportunity to work on cutting-edge architectures, improve silicon testability, and make a real impact in a fast-moving startup. Key responsibilities Implement scan insertion, ATPG, Memory BIST, JTAG/IJTAG , and fault simulation flows. Collaborate with RTL, verification, and physical design teams to integrate DFT solutions efficiently. Support silicon bring-up and debug , helping to optimize test coverage and yield. Contribute to methodology improvements and share best practices with team members. Qualifications Experience: minimum of 5 years in DFT engineering, preferably with complex SoC projects. Skills: SystemVerilog RTL, TCL, Python, Unix/Linux workflows. Core Knowledge: Hierarchical scan, ATPG, Memory BIST, JTAG/IJTAG, fault simulation, silicon debug, gate-level verification. Tools: Siemens, Synopsys, or Cadence DFT tool experience. Bonus: Familiarity with IEEE 1149.x / 1500 / 1687 standards, synthesis flow, timing analysis. Strong problem-solving skills, collaboration, and passion for semiconductor innovation. Location We offer flexible working arrangements, including: Office-based options at Axelera AI offices (Leuven, Amsterdam, Eindhoven, Zurich, Florence, Milan, Bristol) for nearby candidates. Fully remote work from any European country (incl. the UK). Relocation opportunities to Italy (Florence or Milan) or the Netherlands (Amsterdam or Eindhoven). Note: Priority will be given to candidates based in Belgium or Italy. What we offer Competitive compensation with a pension plan, extensive employee insurances, and the option to receive company shares. An open culture that supports creativity and continual innovation, collaborative ownership, and responsibility. Axelera AI is an equal opportunity employer. We welcome applicants from all backgrounds to help shape the future of AI. Seniority level Associate Employment type Full-time Job function Industries: Semiconductor Manufacturing, Computers and Electronics Manufacturing, and Computer Hardware Manufacturing #J-18808-Ljbffr