Staff Engineer

Il y a 4 semaines

Heverlee Flemish Region, VLG, Belgique Cyient Temps plein
Summary: Designs advanced digital building blocks for various applications, incl. but not limited to power management, low-power & low-voltage applications.

Responsibilities:

- Micro-architecture specification development and design documentation
- RTL development using VHDL or Verilog/System Verilog, according to functional requirements and following design guidelines
- Lint, CDC, Synthesis, & Power Optimization
- Soft and hard IP identification, selection and integration
- Timing and power constraints development
- Collaboration with analog design team for mixed-signal designs
- Collaboration with verification team in verification plan development and debug
- Collaboration with physical design team to close the design on timing and power Minimum Qualification:
- 4 years experience in RTL development
- Advanced knowledge of RTL design using VHDL or Verilog/SystemVerilog
- Basic knowledge of UVM Testbench development
- Strong communication and presentation skills in English Preferred Qualification:
- Knowledge of mixed signal concepts
- Hands-on experience with synthesis and/or place-and-route
- Able to work in a team
- Good problem solving skills and being able to implement solutions autonomously
- Understanding of Dutch language