Design Verification Engineer

Il y a 5 jours

Leuven Flemish Region, VLG, Belgique 5V Tech Temps plein
Design Verification Engineer Start: ASAP Duration: 3 months
- Potential Extensions
Leuven
- Hybrid
Rates: Negotiable Can your SystemVerilog skills turn ASIC RTL into silicon-ready FPGA prototypes in just three months? An exciting 3-month contract is open for an experienced FPGA Validation Design Engineer to join a semiconductor design team on an immediate start. You’ll take ASIC RTL and bring it to life on FPGA, owning the flow end to end, from integration and synthesis through to timing closure and board-level debug, with a strong emphasis on design verification. Responsibilities
- Modify ASIC RTL for integration into FPGA
- Set up and run the FPGA flow, including FPGA database verification
- Perform synthesis and place and route
- Drive timing closure, updating constraints to meet timing targets
- Debug bitmaps on FPGA boards
- Review product requirements and logic diagrams to support device definition
- Conduct experimental tests, evaluate results and document specifications Skills required
- 5+ years’ relevant experience in FPGA / semiconductor design verification
- Strong verification background across complete devices and CPUs
- Hands-on SystemVerilog and UVM expertise
- Proven experience with synthesis, place and route and timing closure
- Comfortable with lab-based FPGA board debug
- Fluent English Interested? If you’re available at short notice and ready for a focused, hands-on FPGA contract, apply directly or send me a message to find out more. Know someone who’d be a great fit? Tag them below. 5V Tech are acting as an Employment Business for the purposes of this job vacancy.

We offer
a reward scheme if you can recommend someone for this position, up to €250 for you and an additional €250 to a charity of your choice, 5V Tech are recognised talent solutions experts within IoT and Deep Tech working across Europe, the UK and North America.