Senior Digital FE Design Engineer
Enregistrez cette offre et organisez votre recherche
Créez un compte gratuit pour enregistrer des offres d'emploi, créer des alertes et revenir à cette liste depuis votre tableau de bord.
What you will do As a Senior Digital Front-End Design Engineer, you are responsible for all design tasks in the RTL-to-GDS flow, ensuring high-quality and efficient implementation of complex ASIC designs. You work in a highly skilled Front-End (FE) team that provides design services to both internal IMEC research groups and external customers worldwide. The team consists of 10 members with diverse experience levels ranging from 2 to 35 years, offering a collaborative environment for knowledge sharing and technical growth.
Perform
RTL synthesis
and optimize for timing, area, and power.
Execute
DFT (Design-for-Test) insertion
using industry-standard tools.
Conduct
Logical Equivalence Checking (LEC)
to validate design integrity.
Generate and validate
ATPG (Automatic Test Pattern Generation)
patterns.
Improve
test coverage
through advanced methodologies.
Run
pre-layout and post-layout test pattern simulations
to ensure robustness.
Collaborate closely with physical design teams for seamless RTL-to-GDS integration.
Utilize
Cadence EDA tools
for synthesis, verification, and sign-off.
Apply
Tessent (Siemens)
tools for DFT insertion and ATPG in specific projects.
Troubleshoot and resolve design issues across the front-end flow.
Document design processes and contribute to continuous improvement initiatives.
Engage with internal and external stakeholders to deliver high-quality design services.
Qualifications
5+ years of experience
in ASIC front-end design, including RTL-to-GDS flow.
Proven expertise in
synthesis, DFT, LEC, ATPG , and test coverage improvement.
Hands‑on experience with
Cadence tools
(Genus, Modus, Conformal, etc.).
Familiarity with
Tessent tools
for DFT and ATPG.
Solid understanding of
digital design principles , timing closure, and test strategies.
Proficiency in
Verilog/SystemVerilog
and scripting languages (Tcl, Python, etc.).
Strong problem‑solving skills and ability to work in cross‑functional teams.
Excellent communication skills and attention to detail.
A degree in
Electrical Engineering, Computer Engineering, or related field
(Master’s preferred).
Languages English – Excellent
-
Senior DFT Engineer
Il y a 11 heures
Heverlee, Flanders, Belgique Imec India Private Limited Temps pleinSenior DFT EngineerWhat you will doAs a Senior DFT Engineer, you leverage your expertise in Design-for-Test to develop cutting-edge integrated circuits within our world-leading R&D environment. Working at the forefront of semiconductor technology, you play a pivotal role in ensuring the testability, quality, and performance of complex chip designs. Architect...
-
Senior DFT Engineer: SoC Test
Il y a 2 heures
Heverlee, Flanders, Belgique Imec India Private Limited Temps pleinIMEC in Leuven, Belgium, seeks a Senior DFT Engineer to design and implement advanced test solutions for SOCs and multi-block chips in a world-leading R&D environment. You will collaborate with physical design and test teams to define DFT flows, insert techniques, and validate fault coverage across 5nm+ nodes, leveraging state-of-the-art EDA tools and...
-
Senior ASIC Front-End Architect: RTL-to-GDS
Il y a 2 heures
Heverlee, Flanders, Belgique EURAXESS Czech Republic Temps pleinEURAXESS Czech Republic is seeking a Senior Digital Front-End Design Engineer in Heverlee, Belgium. This role involves managing all design tasks in the RTL-to-GDS flow and working with a skilled team to deliver high-quality ASIC designs. The ideal candidate should have at least 5 years of experience, strong problem-solving skills, and familiarity with...
-
Senior Digital FE Design Engineer
Il y a 3 jours
Heverlee, Vlaams-Brabant, Belgique EURAXESS Czech Republic Temps plein 70 000 € - 90 000 € ContratOffer Description Senior Digital Front-End Design Engineer – Drive the complete RTL-to-GDS flow and shape next-generation silicon solutions. What you will do As a Senior Digital Front-End Design Engineer, you are responsible for all design tasks in the RTL-to-GDS flow, ensuring high-quality and efficient implementation of complex ASIC designs. You work in...
-
Digital FE Design Engineer
Il y a 1 jour
Heverlee, Vlaams-Brabant, Belgique EURAXESS Ireland Temps plein 50 000 € - 65 000 € ContratOrganisation/Company IMEC Research Field Engineering Computer science Researcher Profile First Stage Researcher (R1) Recognised Researcher (R2) Established Researcher (R3) Leading Researcher (R4) Other Profession Positions Other Positions Application Deadline 18 Sep 2026 - 08:24 (Europe/Brussels) Country Belgium Type of Contract Permanent Job Status...
-
Digital FE Design Engineer
Il y a 1 jour
Heverlee, Vlaams-Brabant, Belgique Euraxess Temps plein 50 000 € - 70 000 € ContratOrganisation/Company IMEC Research Field Engineering Computer science Researcher Profile First Stage Researcher (R1) Recognised Researcher (R2) Established Researcher (R3) Leading Researcher (R4) Other Profession Positions Other Positions Application Deadline 18 Sep 2026 - 08:24 (Europe/Brussels) Country Belgium Type of Contract Permanent Job Status...
-
Digital FE Design Engineer
Il y a 1 jour
Heverlee, Vlaams-Brabant, Belgique EURAXESS Czech Republic Temps plein 50 000 € - 70 000 € ContratOrganisation/Company IMEC Research Field Engineering Computer science Researcher Profile First Stage Researcher (R1) Recognised Researcher (R2) Established Researcher (R3) Leading Researcher (R4) Other Profession Positions Other Positions Application Deadline 18 Sep 2026 - 08:24 (Europe/Brussels) Country Belgium Type of Contract Permanent Job Status...
-
Senior Digital IC Design
Il y a 3 jours
Heverlee, Vlaams-Brabant, Belgique ICSENSE Temps plein 50 000 € - 80 000 € ContratICSENSE in Heverlee, Belgium, is seeking a skilled professional to lead and manage the design, specification, and verification of high-quality digital and mixed-signal ICs. The role includes coaching junior engineers and collaborating with international customers to ensure successful project completion.This position involves writing documentation and leading...
-
Senior Digital Design Ingenieur M/V/X
Il y a 6 jours
Heverlee, Vlaams-Brabant, Belgique ICSENSE Temps plein 50 000 € - 70 000 € ContratResponsibilitiesStudy, specification, design and verification of high-quality digital and mixed-signal ICsWrite digital specifications for mixed-signal ICs, make area and power estimationsTechnical team lead for the digital content of mixed-signal ASICs including interaction with customers, suppliers and the internal ASIC development teamLead, attend and...
-
Senior Digital Verification Engineer – SystemVerilog/UVM
Il y a 5 jours
Heverlee, Vlaams-Brabant, Belgique Karlstad University Temps plein 65 000 € - 85 000 € ContratKarlstad University is looking for a candidate to contribute to the design of complex systems-on-chip (SoCs) for various applications including communication and AI. The ideal applicant would have a MSc or PhD in electronics engineering and strong verification experience using SystemVerilog/UVM.This role promotes collaborative efforts in a multicultural...
-
Senior Digital Verification Engineer
Il y a 5 jours
Heverlee, Vlaams-Brabant, Belgique Euraxess Temps plein 60 000 € - 80 000 € ContratEuraxess is seeking an experienced engineer to contribute to the design of complex SoCs for various applications including automotive and AI. You will play a crucial role in verifying digital circuits using advanced methodologies and collaborating with a multidisciplinary team to meet customer needs.The ideal candidate has a Master's or PhD in electronics...
-
Senior Digital Verification Engineer
Il y a 5 jours
Heverlee, Vlaams-Brabant, Belgique EURAXESS Ireland Temps plein 60 000 € - 80 000 € ContratEURAXESS Ireland in Heverlee, Belgium is seeking a motivated engineer to contribute to the design of complex System-on-Chip (SoC) solutions across various applications. You will collaborate with an interdisciplinary team, translating customer needs and challenges into innovative design solutions.Qualified candidates should possess a Master's or PhD in...
-
Senior Digital Verification Engineer
Il y a 5 jours
Heverlee, Vlaams-Brabant, Belgique EURAXESS Czech Republic Temps plein 55 000 € - 70 000 € ContratEURAXESS Czech Republic is offering a position focused on the design of complex System on Chips (SoCs) in Heverlee, Belgium. Ideal candidates will have substantial experience in digital circuit verification using SystemVerilog/UVM, along with scripting in TCL and Python, enabling them to contribute effectively to a leading research center.The role emphasizes...
