Stage - Development of an FPGA based AXI4 lite to BiSS IP

il y a 4 semaines


Ans, Belgique John Cockerill Temps plein

Internship project at John Cockerill Defense: 

The goal of this thesis is to develop a proof-of-concept of an IP which implements a BiSS through a AXI4 lite register interface. An existing SSI IP will be adapted to be able to deal with both SSI and BiSS protocols. The IP must be integrated into a Xilinx FPGA technology (e.g. zynq ultrascale+). The proof-of-concept shall be developed on a Xilinx development board.The student will start by understanding the SSI and BISS protocols, then the architecture and the integration of IPs in a Xilinx FPGA.The student will analyze the existing AXI4 Lite SSI IP. The student will define and evaluate the development boards and FPGA needs.

The student will create an AXI4 lite with a BiSS interface IP. The student will then validate the behavior of the IP using simulation testing tools (VHDL and/or UVM testbench) .The student will test the IP integrated in a small software project in real conditions on hardware. The student must develop the software and access the stability and the performances of the design.The student will then merge the logic of the BiSS IP into the SSI one. The student will have to adapt the register map of the SSI IP to integrate the developed IP. The student will also adapt its simulation tests and test the final IP on hardware.

The student need to be avaible for at least 3 months. 

Profile : 

Student in electronic/electro-mechanical engineering with an master's degree education level The student need to understand english and french 

  • Ans, Wallonie, Belgique John Cockerill Temps plein

    Internship Opportunity at John Cockerill DefenseIn this project, you will have the chance to develop a proof-of-concept IP that implements a BiSS through an AXI4 lite register interface. Your main task will be to adapt an existing SSI IP to support both SSI and BiSS protocols and integrate it into a Xilinx FPGA technology such as zynq ultrascale+. This...


  • Ans, Belgique John Cockerill Temps plein

    **Internship project at John Cockerill Defense**: The goal of this thesis is to develop a proof-of-concept of an IP which implements a BiSS through a AXI4 lite register interface. An existing SSI IP will be adapted to be able to deal with both SSI and BiSS protocols. The IP must be integrated into a Xilinx FPGA technology (e.g. zynq ultrascale+). The...


  • Ans, Belgique John Cockerill Temps plein

    **Internship project at John Cockerill Defense**: The goal of this thesis is to develop a proof-of-concept of an IP which interfaces multiple UARTs through a single AXI4 lite register interface. The IP must be integrated into a Xilinx FPGA technology (e.g. zynq ultrascale+). The IP should interface up to 8 UART interface at the same time.The UART must have...


  • Ans, Wallonie, Belgique John Cockerill Temps plein

    Internship project at John Cockerill Defense: The goal of this thesis is to develop a proof-of-concept of an IP which interfaces multiple UARTs through a single AXI4 lite register interface. The IP must be integrated into a Xilinx FPGA technology (e.g. zynq ultrascale+). The IP should interface up to 8 UART interface at the same time.The UART must have...


  • Ans, Belgique John Cockerill Temps plein

    **THESIS DESCRIPTION** The goal of this thesis is to develop a proof-of-concept of a multiple CAN Bus bridge based on a Xilinx FPGA technology. The system should interface up to 8 CAN Bus, with configurable speed and configurable protocol through a single CAN line. The proof-of-concept shall be developed on a Xilinx development board. i. **Define the...


  • Ans, Belgique John Cockerill Temps plein

    **Internship project at John Cockerill Defense**: The goal of this thesis is to develop a proof-of-concept of a multiple CAN Bus bridge based on a Xilinx FPGA technology (e.g. zynq ultrascale+). The system should interface up to 8 CAN Bus, with configurable speed and configurable protocol through a single CAN line. The proof-of-concept shall be developed on...


  • Ans, Wallonie, Belgique John Cockerill Temps plein

    THESIS DESCRIPTIONThe goal of this thesis is to develop a proof-of-concept of a multiple CAN Bus bridge based on a Xilinx FPGA technology. The system should interface up to 8 CAN Bus, with configurable speed and configurable protocol through a single CAN line. The proof-of-concept shall be developed on a Xilinx development board.i. Define the needsThe...


  • Ans, Belgique John Cockerill Temps plein

    Internship project at John Cockerill Defense: The goal of this thesis is to develop a proof-of-concept of a multiple CAN Bus bridge based on a Xilinx FPGA technology (e.g. zynq ultrascale+). The system should interface up to 8 CAN Bus, with configurable speed and configurable protocol through a single CAN line. The proof-of-concept shall be developed on a...


  • Ans, Wallonie, Belgique John Cockerill Temps plein

    Internship opportunity at John Cockerill Defense:In this project, the main objective is to create a proof-of-concept for a multiple CAN Bus bridge utilizing Xilinx FPGA technology, such as zynq ultrascale+. The aim is to connect up to 8 CAN Bus interfaces, with adjustable speed and configurable protocol, through a single CAN line. The proof-of-concept will...

  • Fpga Designer for Deltacast.tv

    il y a 3 semaines


    Ans, Belgique Deltatec Temps plein

    Company- DELTACAST.TV - Location- Ans - Job Status- CDI - Full Time - Industry- Electronics - Experience- Min 3 years - Pubication Date- 14 Mar 2024 **Who are we?**: DELTACAST.TV, leader in live video solutions, emerged from the TV broadcast sector. It pioneers in high-quality, low-latency video transport and processing for OEMs and developers. For over 30...

  • Fpga Designer for Deltatec

    il y a 4 semaines


    Ans, Belgique Deltatec Temps plein

    Company- DELTATEC - Location- Ans - Job Status- CDI - Full Time - Industry- Electronics - Experience- Min 3 years - Pubication Date- 14 Mar 2024 **Who are we?** At DELTATEC, innovation is at the heart of everything we do. As a premier electronic design house in the imaging industry, specializing in pushing the boundaries of technology to create...


  • Ans, Belgique John Cockerill Temps plein

    **THESIS **DESCRIPTION** The goal of this thesis is to develop a prototype of a BLDC (Brushless DC motor) speed controller that complaints to electrical military environment. - **i. Define the **needs** The student will do some research on existing open source solutions to define the work path. The design will probably be based on an open-source BLDC speed...


  • Ans, Belgique John Cockerill Temps plein

    **Development of a portable and modular simulation and service tool for Large Caliber Gun systems** **1. **THESIS DESCRIPTION** The goal of this thesis is to develop a portable and modular simulation tool that allows to simulate a complete large caliber gun shot cycle in order to test, debug and service the turret control system without shooting real...


  • Ans, Belgique John Cockerill Temps plein

    **THESIS DESCRIPTION** The goal of this thesis is to develop a custom compact, robust, fast sensor system for measuring gun recoil travel of large caliber gun. The system should be able to process the data caputered for analysis purpose, safety and preventive maintenance purpose. - i. **Define the needs** The student will start by understanding how our...


  • Ans, Wallonie, Belgique John Cockerill Temps plein

    Development of a portable and modular simulation and service tool for Large Caliber Gun systems1. THESIS DESCRIPTION**The goal of this thesis is to develop a portable and modular simulation tool that allows to simulate acomplete large caliber gun shot cycle in order to test, debug and service the turret control systemwithout shooting real ammo.The system...


  • Ans, Wallonie, Belgique John Cockerill Temps plein

    THESIS DESCRIPTIONThe goal of this thesis is to develop a custom compact, robust, fast sensor system for measuring gun recoil travel of large caliber gun. The system should be able to process the data caputered for analysis purpose, safety and preventive maintenance purpose.- i. Define the needsThe student will start by understanding how our systems are...


  • Ans, Belgique John Cockerill Temps plein

    **Internship project at John Cockerill Defense**: The goal of this thesis is to develop a prototype of a suspension system for a tracked UGV. The system goal is to provide surface damping for an UGV. The study should be made for several size of UGVs. One size of UGV suspension system should be implemented during this thesis.The student will investigate the...


  • Ans, Wallonie, Belgique John Cockerill Temps plein

    Internship project at John Cockerill Defense:The goal of this thesis is to develop a prototype of a suspension system for a tracked UGV. The system goal is to provide surface damping for an UGV. The study should be made for several size of UGVs. One size of UGV suspension system should be implemented during this thesis.The student will investigate the...


  • Ans, Belgique John Cockerill Temps plein

    The goal of this thesis is to develop a prototype of a BLDC (Brushless DC motor) speed controller that complaints to electrical military environment. The student will do some research on existing open source solutions to define the work path.The electrical constrains on the device should be studied to be able to successfully pass military standard (EMC). A...


  • Ans, Belgique John Cockerill Temps plein

    Internship project at John Cockerill Defense: The goal of this thesis is to develop a BMS (Battery Management System) for ruggedized environment. The study should be made for 24V and for 48V applications. The typical RMS current is >100A.The student will investigate/analyse BMS characteristics to define which one are needed. After definition of the required...